(SIS) junction is the key component for millimeter and submillimeter mixers for radio astronomy and environmental science. The capacitance of the SIS mixer determines both the RF and IF performance. Previously, measurements of this capacitance has had high uncertainty. Herein, we determine the SIS junction capacitance at cryogenic temperature ( 4 K) by direct measurement of the SIS junction impedance at microwave frequencies. The proposed calibration method uses only one short-circuit reference. The SIS junction capacitance measurement is realized by biasing the junction at the different parts of its current-voltage characteristic, thus eliminating a separate measurement of short-circuit standard. In order to verify the measurement results, thin-film capacitors with known capacitance were also measured. The capacitance of four SIS junctions with various areas were measured. The absolute uncertainty of the proposed measurement method was found to vary from 5 to 6.8% amongst different junction areas.
I. INTRODUCTION
S UPERCONDUCTOR-Insulator-Superconductor (SIS) mixers have been a workhorse in receivers for radio astronomy and environmental science for the last few decades. SIS mixers with Nb/Al-AlO /Nb trilayer are commonly recognized for their lowest noise performance at operating frequencies up to 1 THz [1] - [3] .
The performance of the SIS mixer is largely dependent on and limited by its intrinsic (geometrical) capacitance. The SIS junction is produced by means of thin film technology and topologically resembles a parallel-plate capacitor. The impedance of the SIS junction is represented as a parallel connection of the SIS junction real part ( calculated from the Tucker and Feldman theory [1] ) and the intrinsic capacitance . In the context of this paper, the differential resistance at regions denoted A, B, and C ( The authors are with the Group for Advanced Receiver Development (GARD), Chalmers University of Technology, Gothenburg, 41296, Sweden (e-mail: parisa.aghdam@chalmers.se).
Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/TTHZ.2015. 2413214 product, where is the SIS junction area, governs the SIS junction -factor and limits the useful operation band [4] . Additionally, is a measure of the tunnel barrier transparency; the lower the value, the higher the critical current density of the junction [5] . The can be measured from the DC current-voltage (I-V) characteristic of the junction and using prior knowledge of the junction area. The specific capacitance is estimated to be inversely proportional to [4] . In order to achieve broadband operation of SIS mixers, low -factor (low ) SIS junctions should be used [6] . At very low barrier thicknesses the junction quality degrades, which results in a decrease of the sub-gap resistance and consequently additional shot noise [7] . Also, experiments have shown that at very low barrier thicknesses, the specific capacitance deviates from estimated values [8] . Furthermore, depending on the trilayer deposition techniques, inconsistent values of specific capacitance for the same value have been reported [8] . There is, therefore, a clear demand for an unambiguous direct method to accurately measure the capacitance.
To date, the most commonly used methods to obtain the specific capacitance have been based on analysis of Fiske steps [9] , SQUID structures [10] or the McCumber parameter [11] . In these methods, the capacitance is calculated from a model based on indirect measurement of its effects, e.g., resonance or dispersion of the resonant frequencies. The estimated value has an uncertainty, depending on the accuracy of the measurements themselves. The uncertainty also includes assumptions made in the employed models and the material parameters, e.g., London penetration depth in Nb films, the relative permittivity of the sputtered dielectric film and its thickness.
In another method, the escape rate from the tilted washboard potential is studied while a microwave signal is applied to the junction [12] . In this method, also known as time-resolved measurement, specific capacitance of Josephson junction ( m was measured at microwave frequencies with high accuracy. However, for SIS junctions with in the range of practical interest ( 45 m ), this method would require cryogenic measurements at 100 GHz and above which are technically challenging and less accurate, thus diminishing the advantage of the method.
In this paper, we present a technique for determination of the SIS junction capacitance, which uses direct reflection coefficient measurement when the junction is placed at the end of a transmission line. In practice, when the junction is biased at the normal-state range (region C at Fig. 1 ), the impedance of the junction at a few GHz is often very small compared to the 50 impedance of a standard microwave measurement system. 2156-342X © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Consequently, the effect of the intrinsic junction capacitance on the reflection coefficient is rather masked by a very large mismatch. A rather more pronounced masking effect is seen when the junction is biased at the gap (region B). However, since the differential resistance at the subgap (region A) is high, the effect of capacitance would not be masked. Such distinctive characteristics of the junction at different bias points can be used as calibration standards [13] , where the points in regions, A, B, and C on the I-V characteristic (see Fig. 1 ) are employed as open, short and load, respectively.
We present results of direct measurements of SIS junction capacitance at 4 K and the applied calibration method, which allows extraction of the junction capacitance with high accuracy. In the calibration approach, only one point on the region B (a short-circuit reference) is used. The measurement is performed at the subgap (region A) where the effect of the capacitance is less masked by SIS junction differential resistance as discussed above. In order to implement such measurements and evaluate the accuracy of the proposed technique, we fabricated SIS junctions and thin-film parallel-plate capacitors, placed them in the test fixtures and performed the measurements as discussed in the following sections.
II. FABRICATION AND DC CHARACTERIZATION
Nb/Al-AlO /Nb SIS junctions were fabricated in-house following the procedure described in [14] . The SIS junction at the end of a 50 superconducting microstripline is fabricated on a high resistivity Si substrate. This substrate is mounted into a fixture (copper piece), which connects the junction to the SMA connector (with sliding pin). The junctions were fabricated with various dimensions, from which the resulting value and the actual junction area were estimated. The estimation procedure is illustrated in the Fig. 2 inset. In practice, the actual junction area is smaller than the size on the photomask due to the fabrication processes, e.g., lithography or photoresist development. We calculate the junction area by , where and are the nominal junction area, nominal junction perimeter, and the dimension shrinkage due to the fabrication process, respectively. This assumes to be substantially The DC measurements of the junction I-V characteristics have been performed in a dipstick using a data-acquisition system, controlling DC bias with current stabilization.
In order to verify the proposed SIS junction capacitance measurement technique and the setup, we needed to measure a DUT with known capacitance value. Therefore, planar parallel-plate capacitors using thin-film technology were designed and fabricated. The corresponding capacitance values were chosen within the range of the tested SIS junction capacitances. The capacitor was fabricated with dimensions of 110 m 96 m with two Nb electrodes and 300 nm thickness of sputtered SiO ( [15] , [16] ) having the estimated capacitance value of 1.16 pF. For the thin-film capacitor, the same layout of the circuitry as for the SIS junction was used. As will be discussed below, a short-circuit reference is used for calibration. This reference sample was fabricated with the abovementioned dimensions but without the dielectric SiO layer, thereby having the two electrodes in contact.
III. MEASUREMENT SETUP
Normal operation of Nb/Al-AlO /Nb SIS junctions requires cryogenic temperatures, approximately 4 K. Consequently, the SIS junction, mounted at a 4 K temperature stage, is connected to the measurement equipment at room temperature via relatively long stainless steel cryogenic coaxial cables (see Fig. 3 ) having significant loss. The temperature gradient through the long stainless steel cryo-cables and corresponding thermal contraction of all materials constituting the cable alters the electrical length and propagation characteristics of the cables. Therefore, room temperature calibration alone would not be adequate for an accurate measurement. Either an in situ calibration method or a de-embedding method in addition to the ambient temperature calibration can be utilized to exclude these effects [17] . At cryogenic temperatures, the losses are substantially less than at room temperature. The measurements were done using Agilent Parametric Network Analyzer (PNA) E8364B. The PNA still uses the room temperature calibration coefficients, which results in observation of "gain" instead of loss in the measurement due to overcompensation, when performing the measurements at 4 K.
IV. CALIBRATION
The commonly used Thru-Reflect-Line (TRL) calibration method can accurately determine the error terms and move the reference plane of the measurements to the DUT plane. However, this technique is very sensitive to the quality of the standards and also requires three cooling cycles in addition to the DUT measurement. That makes the measurements sensitive to drift in the PNA performance as a cooling cycle takes approximately 8-12 h.
In our proposed approach, at the first step of the calibration, the measurement setup is calibrated at room-temperature at the A-plane, as shown in Fig. 3 . The calibration is performed using the Agilent E-cal module N4691 [18] . Then, cryogenic one-port S-parameter measurements of a short-circuit reference (explained in Section II) and the DUT are performed employing the time-domain feature in the PNA. Later, these two measurements are used to build an equivalent circuit model of both the short-circuit reference and the DUT, from which the impedance of the DUT is extracted.
Since the response of the DUT can be masked by mismatches and unwanted effects from discontinuities, the short-circuit reference is chosen to pinpoint the response of the DUT in the time domain.
Once the position of the DUT's response in time is known, we can benefit from the time-domain processing techniques in the PNA [18] . Afterwards, the time gating procedure [19] is used to isolate the reflected signal at the DUT plane from other parasitic reflections both for the short-circuit reference and the SIS junction in a similar fashion as was performed in [20] , [21] .
Because of the gating span (1 ns), the result still contains response from the circuitry beyond calibration plane A in Fig. 3 . De-embedding of all the aforementioned components could be done through modeling them as a 2-port 50 transmission line, e.g., in our case by employing Advanced Design System (ADS), Agilent [18] .
The described procedure was used for the thin-film capacitor, but was modified for SIS junction calibration procedure. The junction could be biased at different voltages on the I-V characteristics (see Fig. 1 ) and consequently exhibit different differential resistances. Permanent magnets were utilized to suppress the Josephson current and slight changes in differential resistances of the SIS junction I-V characteristics were observed depending on the position of the magnets relative to the junctions.
Once the junction is biased at the gap-voltage, the very small differential resistance ( ) shunts the junction capacitance. Therefore, the gap voltage biased junction can be considered as the short-circuit reference. This modification has the advantage of obtaining both the short-circuit reference and capacitance measurement responses by physically the same device and in the same cooling cycle.
The choice of implementing the short-circuit by biasing the SIS junction at the gap voltage, might raise some argument regarding the quantum susceptance, since the quantum susceptance has its peak value at [1] , [22] . Specifically, the quantum size, , where is Planck's constant and the frequency, is negligibly small at frequencies of interest (2-6 GHz). At this frequency range, VNA output power of 60 dBm at a junction biased at results in a quantum susceptance S, calculated by the models in [23] . Additionally, the junction's intrinsic (geometrical) capacitance results in susceptance value S (for the biggest area junction). The total susceptance value (0.083 S) is insignificant as it is in parallel with the much larger quantum conductance S value at the gap.
V. MODELING
As mentioned above, we used Agilent ADS for the modeling where the ADS model has two parts. The model parameters have been adjusted based on the calibration and were used for the SIS junction capacitance extraction. The model for the SIS junction (with values of the biggest area junction) is depicted in Fig. 4 . First, as explained in Section IV, a 50 transmission line with unknown delay time is terminated with , representing the response of the short-circuit reference, see Fig. 4(a) . Subsequently, the delay time is tuned to replicate the gated S11 response of the short-circuit reference. The reflection amplitude for this delay line in the model is 0 dB because of the assumed lossless transmission line. However, in reality, the transmission lines have frequency dependent loss, which in the measurements, as described before, are overcompensated by the PNA, yielding slightly higher amplitude ( 0.5 dB at 6 GHz). It should be noted that, in each stage, the model adjustment accounts for both the amplitude and the phase.
At the second stage of the model adjustment, the extracted delay time of the lossless transmission line is fixed, see Fig. 4(b) . In this stage, the model represents a lossless transmission line terminated with the junction biased at the subgap. Therefore, the lumped circuit that is equivalent to the junction ( in parallel with C) terminates the transmission line.
value can be readily inserted in the model as it is extracted from the DC I-V characteristics measurements. The lumped capacitor value is increased until the S11 response of the circuit B (see Fig. 4(b) ) fits closely to the gated S11 response of the biased junction at the subgap bias. The capacitance of the junction is extracted once the best fit is achieved. The same modelling procedure is done for the thin film capacitor. However, in the second stage of the modeling the resistance is absent. The results of the modeling are presented in the next section.
VI. RESULTS AND MEASUREMENT ACCURACY
The measurements were performed across the 2-6 GHz band. First, in order to verify the measurement setup and the calibration procedure, the thin-film parallel-plate capacitor with known estimated capacitance value was measured. The corresponding estimation value of the capacitance was calculated to be 1.16 pF using the relation for the parallel-plate capacitor with parameters given in Section II. Additional to the parallel-plate capacitance, the fringing field capacitance should also be considered. Calculating this effect using the 2D Palmer formula [24] , resulted in an 1.6% increase from the parallel-plate capacitance value, bringing the estimated value to 1.18 pF. It should be noted that the assumed thickness of the SiO and the relative dielectric constant may deviate from the actual values which could result in an error in the calculated capacitance.
After conducting the measurements and the modeling, we obtained the capacitance value of 1.21 pF resulting in nearly perfect fit across the frequency band 3.25-4.25 GHz, see Fig. 5 . The applied gating was chosen to be 1 ns to minimize the errors related to small gate width and power loss. This choice doesn't allow us to exclude the bias-T response. In addition to the effects of the time gating technique [19] , the non-ideality of the bias tee in the lower frequencies, and the non-ideality of the SMA connectors at higher end of the band (under cryogenic cooling) could account for the lower quality of the data-model fit at measurement frequency band edges.
This small difference of 2.5% between the deduced capacitance value and the calculated one indicates the method accuracy. This difference could stem from packaging effects, such as different mounting parasitics between the short-circuit fixture and the capacitor's, connector repeatability, and cable bending under mounting the DUT. The measurement and model fit process has been conducted for four SIS junctions with designed areas ranging from 4 to 20 m . As an example, a Smith chart plot of both the measurement and modeling results of the fabricated SIS junction with of 3.45 and extracted capacitance of 0.7 pF is presented in Fig. 6 .
In the case of SIS junction, combining the measurements of the short-circuit reference and the DUT, undoubtedly reduces the uncertainty of the measurement results through excluding effects such as PNA's gain drift from one cooling to another. However, the measurement uncertainty of the SIS junction capacitance consists of three contributing factors: the performed measurements of the SIS junction biased at the sub-gap and the gap-voltage, and the estimation of the from the DC I-V characteristics. The uncertainty information for the given PNA model, E-Cal module, and the used coaxial cables are provided by Agilent [18] . From this information, two reflection uncertainty curves give the absolute ambiguity in the amplitude and phase measurements depending on the measured reflection coefficient amplitude of DUT. In addition, a variation of the measured magnitude and phase caused by the 4 C temperature change in the laboratory is considered.
The correct reading of the resistance values at the sub-gap bias point is essential in obtaining the correct capacitance value. As a result, the noise of the read-out circuit adds extra error in the measurement. Depending on the magnets position with respect to the junction, the IV curve exhibits slightly different slopes. Also, some of the I-V curves had more interference associated with the not fully suppressed Josephson current. Therefore, reading the resistance by a linear regression line would add uncertainty depending on analyzed interval of data. Therefore, the standard deviation from the linear regression at the vicinity of 1 mV bias point is included in the estimation of the uncertainty.
As shown in Fig. 6 , the capacitance was extracted with the best fit between the model and the measurement in the frequency band 3.5-5.5 GHz. The error from the measurements of the DUT and the short-circuit reference and the standard deviation for estimation of of this SIS junction (Fig. 6.) , yields in 2.98 and 0.27 dB uncertainty at 3.5 GHz in S11 phase and amplitude, respectively. Consequently, the uncertainty in S11 (2.98 and 0.27 dB) results in approximately 5% variation in the capacitance determination. In the same fashion, the absolute error values, 5-6.8%, were calculated for the capacitance of the four junctions at 4 GHz. For the thin film capacitor, the same uncertainty treatment, gives 4.95% error across 3.25-4.25 GHz.
In order to calculate the specific capacitance of the junctions, the measured capacitances were plotted versus corresponding areas estimated by the method discussed in the Section II. The Fig. 7 . For this particular value of , the specific capacitance is also obtained using other empirical expressions [4] , [8] , [25] , [26] and the results are presented in Table I . As can be seen, there is a significant scatter in the specific capacitance value for the same . In contrast to the previously used methods involving extraction of the SIS junction capacitance from model of a complex superconducting resonant structure, the suggested technique employs direct VNA measurements.
VII. CONCLUSION
In this paper, we have proposed and experimentally verified a new microwave measurement method for the capacitance of SIS junctions. This method can also be used for extracting capacitance of other one-terminal devices such as Schottky diodes at cryogenic temperatures for mixer and multiplier applications. We presented measurement data for one thin-film parallel-plate capacitor and four junctions with various areas. The resulting specific capacitance of the SIS junctions with of 33.1 m was 73.1 fF/ m with 5%-6.8% absolute uncertainty at 4 GHz.
